

AC

STUDENT HANDOUT KDA-5003

E3ABP30534M 000
E3AZP30554 000

Technical Training

JSS DATA PROCESSOR AND DISPLAY MAINTENANCE

HMP-1116 FUNCTIONAL BLOCK DIAGRAMS

MAY 1986



USAF TECHNICAL TRAINING SCHOOL

3300th Technical Training WING
Keesler Air Force Base, Mississippi

Designed For ATC Course Use

DO NOT USE ON THE JOB

PHILOSOPHY

The philosophy of the wing emerges from a deep concern for individual Air Force men and women and the need to provide highly trained and motivated personnel to sustain the mission of the Air Force. We believe the abilities, worth, self-respect, and dignity of each student must be fully recognized. We believe each must be provided the opportunity to pursue and master an occupational specialty to the full extent of individual's capabilities and aspirations, for the immediate and continuing benefit of the individual, the Air Force, and the country. To these ends, we provide opportunities for individual development of initial technical proficiency, on-the-job training in challenging job assignments, and follow-on growth as supervisors. In support of this individual development, and to facilitate maximum growth of its students, the wing encourages and supports the professional development of its faculty and administrators, and actively promotes innovation through research and the sharing of concepts and material with other educational institutions.

6.0 FUNCTIONAL SCHEMATICS


The following 44 pages contain the Functional Schematics for the HMP-1116. The Functional Schematics can be related to both the overall block diagrams in Chapters 3, 10 and 11, and the schematics in Volume 2 of the Tech. Manual.


The blocks in the block diagrams in Chapters 3 (Processor), 10 (Memory) and 11 (Power) contain reference numbers. The reference number(s) in a block refer to the page(s) in the Functional Schematics which show the details of that block.

The Functional Schematics have references to the schematics in Volume 2 of the Tech. Manual. For example, the reference MSB, SH. 1 tells you that the function is located on sheet 1 of the schematics of the MSB card.

<u>Page</u>	<u>Title</u>
1	CLOCK GENERATOR
2	ROM ADDRESS REGISTER
3	RAR BRANCH AND LOAD CONTROL
4	INSTRUCTION DECODE ROM
5	ROM ADDRESS B-BUS MUX
6	MULTIPLE CLOCK CYCLE CONTROL
7	MICROPROGRAM ROM/ROM DATA REGISTER
8	REGISTER CONTROL LOGIC (DESTINATION DECODE)
9	REGISTER CONTROL LOGIC (FLR AND RAR DECODE)
10	REGISTER CONTROL LOGIC (SOURCE DECODE)
11	MEMORY DATA REGISTER/INSTRUCTION REGISTER
12	GENERAL REGISTER FILE 1/MEMORY ADDRESS REGISTER/ PROGRAM STATUS REGISTER
13	REPEAT COUNTER AND CONTROL
14	BYTE MANIPULATOR
15	ARITHMETIC LOGIC UNIT
16	ALU CONTROL
17	CARRY FLAG AND CONTROL
18	OVERFLOW FLAG AND CONTROL
19	G AND L GLAGS AND CONTROL
20	CORDIC CARD
21	I/O MUX BUS AND FLAG TIMING CONTROL
22	OUTPUT FLAG CONTROL

<u>Page</u>	<u>Title</u>
23	I/O DATA TRANSCEIVERS
24	INTERRUPT CONTROL LOGIC
25	ALARM REGISTER
26	PROCESSOR MAINTENANCE PANEL INTERFACE
27	I/O MUX BUS FUNCTIONAL WIRE DIAGRAM
28	PROGRAM CONTROLLED CLOCKS (I/O CONTROL INTERFACE AND ETC.)
29	PROGRAM CONTROLLED CLOCKS (I/O DATA INTERFACE AND RTC)
30	MEMORY INTERFACE TIMING
31	MEMORY ADDRESS, DATA AND PARITY CONTROL
32	MEMORY BANK EXTENSION CONTROL LOGIC (P/O EXT DESTINATION)
33	P/O EXT DESTINATION
34	MEMORY CONTROL LOGIC
35	REFRESH AND DMA CONTROL LOGIC
36	MEMORY ADDRESS AND TIMING
37	RAM MEMORY CARD
38	MEMORY ADDRESS AND DATA
39	POWER UP/DOWN SEQUENCE CONTROL LOGIC (MASTER CLEAR AND COUNTER)
40	POWER UP/DOWN SEQUENCE CONTROL LOGIC (SEQUENCING CONTROL)
41	POWER FAULT DETECT LOGIC
42	POWER FAULT COMPARATOR LOGIC
43	XEDSTP AND XERDSTP
44	MEMORY CARD ADDRESS WIRING






IFCH Fetch
SFDC execute

IFCH Fetch
PFDC second Fetch
SFDC execute


(See KDA-5042 pg 5-9,10)
Software Execution Cycle

Proms Provide Start Address's
For Micro Program


Only During CONTROL micro Instruc!




Used if KVR or KAK is specified as source
and when moving data Internal reg → Internal reg
thru byte manipulator




ROM ADDRESS B-BUS MUX




REGISTER CTL LOGIC (DESTINATION DECODE)



REGISTER CTL LOGIC
(SOURCE DECODE)



OPERATION	MOD FIELD (QRD17-19)	** QMAR15	MUX CONTROLS				BYTE MANIPULATOR ACTION
			XC1	XC2	XC3	XC4	
PARALLEL LOAD	000	X	0	0	0	0	B-BUSS 0-7 → 0-7; B-BUSS 8-15 → 8-15
BYTE EXCHANGE	001	X	1	0	0	0	B-BUSS 0-7 → 8-15; B-BUSS 8-15 → 0-7
BYTE INSERT (MSB'S)	010	0	1	0	0	0	B-BUSS 0-7 → 8-15; *B-BUSS 8-15 → 0-7
BYTE INSERT (LSB'S)	010	1	0	0	0	0	B-BUSS 0-7 → 0-7; *B-BUSS 8-15 → 8-15
BYTE EXTRACT (MSB'S)	011	0	1	0	1	0	*B-BUSS 0-7 → 8-15; ***ALU 0-7 = ALL LOW
BYTE EXTRACT (LSB'S)	011	1	0	0	1	0	***ALU 0-7 = ALL LOW; B-BUSS 8-15 → 8-15
HEX DIGIT 0 EXTRACT	100	X	1	1	1	1	B-BUSS 0-3 → 12-15
HEX DIGIT 1 EXTRACT	101	X	1	0	1	1	B-BUSS 4-7 → 12-15
HEX DIGIT 2 EXTRACT	110	X	0	1	1	1	B-BUSS 8-11 → 12-15
HEX DIGIT 3 EXTRACT	111	X	0	0	1	1	B-BUSS 12-15 → 12-15




*QMAR15 IS USED TO GENERATE LOAD SIGNALS FOR BYTE INSERTION.
I.E., XLDMRU (LOAD MDR MSB'S) AND XLDMRL (LOAD MDR LSB'S)
FOR BYTE EXTRACT, BYTE MANIPULATOR PLACES BYTE → LSB'S

**QMAR15 MUST BE "0" (MAR EVEN) EXCEPT FOR BYTE OPERATIONS






***WHEN MUX DISABLED, OUTPUTS ARE "0"

BINARY POSITIONING CONTROL
ARB, SH 1

BINARY POSITIONING CONTROL
ARC, SH 1





ARITHMETIC LOGIC UNIT





TRUTH TABLE FOR U5 PROM


QRD16	OP-CODE	QRD31	-QSMTH	XYEQRAR	XEDP
1	X	X	X	X	0
0	BR	X	X	X	0
0	IN	X	X	X	1
0	OUT	X	X	X	0
0	RI	X	X	X	1
0	RR/CTL	0	X	X	1
0	RR/CTL	1	X	0	1
0	RR/CTL	1	0	1	0
0	RR/CTL	1	1	1	1



A - ADDRESS MUX




XLDCLR (TRUARC)	OP-CODE QRD00-03	CSV QRD24-26	STATUS QRD23-25	LFG QRD26	SELECT: (ARB)	SELECT: (ARC)
0	-	-	-	-	XBA12	-
1	BR	-	-	-	QCSV	-
1	IO	-	-	-	QCSV	-
1	RI	-	-	-	QCSV	QCSV
1	RR	XX0	-	-	QCSV	QCSV
1	RR	001	-	-	XCRYOUT	XCRYOUTL
1	RR	011	-	-	XCRYOUT	XCRYOUTL
1	RR	101	-	-	XR00	XR16
1	RR	111	-	-	XSRB0	XQ31
1	CTL	-	X00	0	QCSV	QCSV
1	CTL	-	X1X	0	QCSV	QCSV
1	CTL	-	X01	0	GROUND	GROUND
1	CTL	-	XXX	1	XBA00	-




-XLDFLR	OP-CODE QRD00-03	FLG QRD21-23	STATUS QRD23-25	LFG QRD26	XCLRFRLR	SELECTION
0	-	-	-	-	0	XBA14/XBA15
1	BR	-	-	-	0	QG/QL
1	IO	-	-	-	0	QG/QL
1	RI/RR	000	-	-	0	QG/QL
1	RI/RR	001	-	-	0	-XB00E/XSSF3
1	RI/RR	01X	-	-	0	-XB00E/XSSF3
1	RI/RR	10X	-	-	0	-XB00E/XSSF3
1	RI/RR	11X	-	-	0	QG/QL
1	CTL	-	X00	0	0	QG/QL
1	CTL	-	X1X	0	0	QG/QL
1	CTL	-	X01	0	1	-
1	CTL	-	XXX	1	0	XBA02/XBA03

10


-XEBEXC, -XESRC3





I/O MUX BUS AND FLAG TIMING CONTROL


Output
Flag
Field



(OF)


QRD22-26	XADRS	XACK	XDA	XDR	XSR	XCMD
00001	1	0	0	0	0	0
00010	0	0	0	0	0	1
00011	0	0	1	0	0	0
00100	0	0	0	1	0	0
00101	0	1	0	0	0	0
00111	0	0	0	0	1	0


OUTPUT FLAG CONTROL






Ext Interrupt (KDA-5042 pg 4-21)
EXT reg port1 (v31,22,16,39,37)














I/O MUX BUS FUNCTIONAL WIRE DIAGRAM


















REFRESH AND DMA CONTROL LOGIC




$M_{aC} = \emptyset$
 $M_{aB} = 1$
 $M_{aA} = \text{block}$


$10 \leftarrow \text{lower}$
 $11 \leftarrow \text{upper}$

$M_{aC} = \emptyset$
 $M_{aB} = 1$
 $M_{aA} = \text{block}$







MEMORY ADDRESS AND DATA






POWER UP/DOWN SEQUENCE CONTROL LOGIC (MASTER CLEAR AND COUNTER)



POWER UP/DOWN SEQUENCE CONTROL LOGIC
(SEQUENCING CONTROL)







-XEDSTP AND -XERDSTP

INPUT TO DECODER ON MEMORY CARD	SLOT NO. MEMORY ADDRESS	BANK 0	BANK 1	BANK 2	BANK 3
		18	19	20	21
S ₁ MAA	XADROO	X	X	X	X
S ₂ MAB	XADRB		X		X
	-XADRB	X		X	
S ₃ MAC	XADRA	X	X		
	-XADRA			X	X


A B
0 0
0 1
1 0
1 1

AN "X" INDICATES WHICH MEMORY ADDRESS SIGNAL IS
CONNECTED TO THE DECODER INPUT ON THE MEMORY
CARD (SEE FIGURES 36 & 37)

ABC 16K
111 | 14 bits

0 1 2 | 3 4 5 6 7 8 9 10 11 12 13 14 15 16
16K

Ø1 x



MEMORY CARD ADDRESS WIRING